P3.4 Mixed Electronic System Level Power Performance Estimation using SystemC TLM2.0 Modeling and PwClkARCH Library from mx8 Watch Video
Preview(s):
Gallery
Play Video: (Note: The default playback of the video is HD VERSION. If your browser is buffering the video slowly, please play the REGULAR MP4 VERSION or Open The Video below for better experience. Thank you!)
⏲ Duration: 17 min 31 sec ✓ Published: 19-Jun-2021
Description: Presented at DVCon Europe 2020nnThe Hardware/Software (HW/SW) architectural exploration has become a key component of System on Chip (SoC) design modeling. The insufficient power and timing analysis capabilities at early stages of the design flow limits the optimized modeling. Pushed by the need to improve the methodology of early stages of design flow and inspired by the numerous studies on Electronic System Level (ESL) modeling, we introduce a novel ESL methodology that combines power and perf
Play Video: (Note: The default playback of the video is HD VERSION. If your browser is buffering the video slowly, please play the REGULAR MP4 VERSION or Open The Video below for better experience. Thank you!)